You are here: Home · User Manuals · Inverters and Energy Recovery · Operating instruction; ACU Operating Instructions Frequency Inverter V / V. The safety instructions and information on use in this documentation must be Please note, that Bonfiglioli Vectron does not take any responsibility for the. 02/ Operating Instructions Agile. 3 Please note, that Bonfiglioli Vectron does not take any responsibility for the compatibility of external products (e.g.
|Published (Last):||14 March 2010|
|PDF File Size:||8.10 Mb|
|ePub File Size:||9.86 Mb|
|Price:||Free* [*Free Regsitration Required]|
Please carefully choose the installation site to meet the following requirements: Adjustment of the measurement with an analog signal of 10 V or 20 mA. Idc Compensation Limit Bonnfiglioli sensor 2, divisions marks wrong, check speed sensor Division marks of speed sensor signal 2 too low, check speed sensor.
This enables a flexible and varied use vectrno the digital control signals. With the two switches S1 and S2, the bus connection of the system bus interface is configured refer to chapter “System Bus Interface”.
Bonfiglioli act 401 Manuals
The frequency inverter defined as a system bus master does not evaluate the boot-up message. For reasons of clarity, we have not been able to take all detailed information on all the types of the products and also not every imaginable case of positioning, operation or maintenance into account. Analog Output Mfo1a Pressing bonfkglioli Extraction, squeezing.
Pulse Width Modulation The parameter Minimum Frequency is set to the value 0. The display of the digital input signals enables checking the various control signals and their connections with the software functions in question, in particular in commissioning.
Vsctron baud rate is set via the parameter Baud-Rate and thus defines the possible line length.
This results in an improved edge shape of the CAN signals, which improves the signal shapes, in particular in extended systems. No additional malfunction in operation or stop occurs within 10 vecgron.
The table is available as a Microsoft Word document “vvk. Table of Contents Add to my manuals Add.
Dimensioning Of Brake Resistor For node recognition in a CAL or CANopen system, the slaves on the system bus generate a starting telegram boot-up report. Multi-function Input Mfi1 Alternative to exchanging the track signals. The assembly is done before the frequency inverter is put into operation, and only in a voltage-free state. The documentation contains information on installation correct for EMC. Assignment of the inputs: In addition to the digital control inputs available, further internal logistic signals are also available as sources.
Store the units only in dry rooms, which are protected against dust and moisture and are subjected to little temperature deviations only. F14 F21 F22 02 30 31 32 33 34 35 Control connections Reference value signal on analog input EM-S1INA faulty, check signal Speed sensor signal 2 is faulty, check connections One track of the speed sensor signal 2 is missing, check connections.
No connection work may be performed, while the system is in operation. Scaling The analog input signal is mapped to the freely configurable characteristic. Actual Value System Handle carefully and avoid mechanical overload. The duration of storage without connection to the admissible reference voltage may not exceed one year.
The telegram contains two data bytes. Replace transistor module short-circuit with grounding 3.
BONFIGLIOLI VECTRON SYN10 S 01 OPERATING INSTRUCTIONS MANUAL Pdf Download.
The assignment of the control signals to the available software functions can be adapted to the application in question. Example of a virtual link with transmission via the system bus: The structure of the communication channel permits an additional addressing of a system bus node. This completes the adjustment of the analog input. Repairs on the frequency inverters may only be obnfiglioli by the manufacturer or persons authorized by the latter.
The electronic thermal overload protection for motor: Hardware Instructions and Installation 1. Description Minimum reference percentage Maximum reference percentage 54 Min.
The fundamental tasks of the master are controlling the start of the network boot-up sequencegenerating the SYNC telegram and evaluating the vrctron messages of the slaves. In manuao to be able to build up process data movement via the PDO channels between individual or a number of inverters transverse movementthe setting of the identifiers in the nodes has to be adapted.