74HC Datasheet, 74HC Quad 2-input NAND Schmitt Trigger Datasheet, buy 74HC Pin and function compatible with 74HC General operating conditions are specified to ensure optimal performance to the datasheet specifications. 74HC datasheet, 74HC pdf, 74HC data sheet, datasheet, data sheet, pdf, ON Semiconductor, Quad 2−Input NAND Gate with Schmitt−Trigger Inputs.
|Published (Last):||8 March 2011|
|PDF File Size:||10.51 Mb|
|ePub File Size:||7.76 Mb|
|Price:||Free* [*Free Regsitration Required]|
NXP Semiconductors takes no responsibility for the 7hc132 in this document if provided by an information source outside of NXP Semiconductors. General description The is an 8-bit binary counter with a storage register and 3-state outputs. Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer s.
Preliminary [short] data sheet Qualification This document contains datashewt from the preliminary specification. General description The is a 5-stage Johnson decade counter with 10 decoded outputs Q0 to Q9an output from the most significant flip-flop Qtwo clock.
General description The provides a low-power, low-voltage single positive-edge triggered. It is specified in More information. Legal texts have been adapted to the new datasbeet name where appropriate. An example of a relaxation circuit using the is shown in Figure This enables the use of current limiting resistors to interface inputs 74h1c32 voltages in excess of V CC.
Quad 2-input exclusive OR gate. General description The provides the single 2-input NND function. Logic symbol Fig 2. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Inputs also include clamp diodes that enable the use dqtasheet current.
(PDF) 74HC132 Datasheet download
The output of this device is an open drain and can be connected to other open-drain outputs to implement More information.
Passivated, sensitive gate triacs in a SOT54 plastic package. Dual BCD counter Rev. Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. Hex inverting Schmitt trigger Rev. General description The is a hex unbuffered inverter. It is neither qualified nor tested in accordance with automotive testing or application requirements.
74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger
For sales office addresses, please send an to: Octal D-type flip-flop; positive edge-trigger; 3-state Rev. Recommended operating conditions Table 5. The is a bit. We hold data-sheets on many items that are found in the stores inventory. Ordering information The is a with a clock input CPan overriding asynchronous master reset More information. The outputs are fully buffered for the highest noise.
The device More information. Translations A non-english translated version of a document is for reference only.
It has control inputs for enabling or disabling the clock CPfor clearing the counter to its More information.
The outputs are open-drain and can be connected to other open-drain outputs to implement active-low. This enables the use of More information. Hex 3-state inverting buffer.
74HC; 74HCT Quad 2-input NAND Schmitt trigger – PDF
Logic Data sheets Series Component. Each input has a Schmitt trigger circuit.
Quad 2-input NOR gate Datasgeet. Quad 3-state buffer Lo enable. Limiting values Stress above one or more limiting values as defined in the Absolute Maximum Ratings System of IEC will cause permanent damage to the device.
Data Sheets: 74HC/D
datasehet Dual D type flip flop E-trig. General description The is a 5-stage Johnson decade counter with 10 decoded outputs Q0 to Q9an output from the most significant flip-flop Qtwo clock More information. Ordering information The decodes two binary weighted address inputs na0, na1 to four mutually exclusive outputs.
Package outline Fig Product specification Supersedes data of Dec Quick reference data Rev. Shavonne Jacobs 2 years ago Views: Customers are responsible for the design datasgeet operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design.
Features and benefits 3. Input can be driven from either 3.